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Signal Delay in General RC Networks 
TZU-MU LIN AND CARVER A. MEAD 
Abstract-Based upon the delay of Elmore, a single value of delay is 
derived for any node in a general RC network. The effects of parallel 
connections and stored charge are properly taken into consideration. 
A technique called tree decomposition and load redistribution is intro­
duced that is capable of dealing with general RC networks without 
sacrificing a number of desirable properties of tree networks. An exper­
imental simulator called SDS (Signal Delay Simulator) has been devel­
oped. For all the examples tested so far, this simulator runs two to 
three orders of magnitude faster than SPICE, and detects all transitions 
and glitches at approximately the correct time. 
I. INTRODUCTION 
M
ODELING DIGITAL MOS circuits by RC networks has 
become a well accepted practice for estimating delays 
[1] ,  [2] . In 1 98 1 ,  Penfield and Rubinstein (P-R) proposed a 
method to bound the waveforms of nodes in an RC tree net­
work [2] , [3] . Two approximations are made in the P-R 
method: 1 )  modeling the input of transistors by step wave­
forms, and 2) modeling conducting transistors by linear resis­
tors. Later, Horowitz (H) extended this method to include 
both effects of slow inputs and nonlinearity of MOS transis­
tors [4], [5]. The P-R-H approach is conceptually simple and 
computationally efficient, and has been incorporated into 
many timing-analysis programs [6], [7]. 
One deficiency of the work of P-R-H is that only RC tree 
networks are dealt with, not general RC meshes. Furthermore , 
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the effect of initial charge is only considered for a special case 
that an RC tree without any initial charge is driven through 
another RC tree that is fully charged initially [5] . No general­
ization is made to deal with networks with arbitrary initial 
charge distributions. In this paper, general RC networks with 
parallel (and bridge) connections and any initial charge distri­
butions are considered. The two assumptions made by P-R are 
also assumed during the discussion. 
Based upon the switch-level logic simulation model proposed 
by Bryant [8] , [9] , a timing model for MOS transistor net­
works is presented in Section II. The transient behavior of a 
transistor network is approximated by that of an RC network 
for estimating delays. The delay used in our model is based 
upon the delay of Elmore [ 10] , modified to correctly treat 
nonmonotonic responses (Section III). This value of delay is 
shown to always fall within the P-R bounds for RC tree net­
works with no initial charge. In Section IV, transmission 
matrices are used to express the transfer behavior of two-port 
RC networks. As far as delay is concerned, a two-port RC 
network is characterized by three parameters: R: series resis­
tance, C: effective capacitance, and 15: internal delay. These 
three parameters can be calculated hierarchically as the corre­
sponding two-port RC networks are composed in various ways. 
The composition rules agree with those described in [2] , except 
that stored charge is properly taken into consideration. We 
also add composition rules for parallel connections. In Section 
V, an algorithm for calculating delays of all nodes in an RC 
tree network is presented. In Section VII, the techniques of 
tree decomposition and load redistribution are introduced for 
calculating delays in general RC networks. A relaxation algo-
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rithm requiring information only from neighboring nodes and 
branches is presented. Under certain conditions, this algo-
rithm is equivalent to the block Gauss-Seidel iterative method 
for solving a system of linear equations. The matrix associated 
with this system of linear equations is symmetric and positive-
definite, which guarantees the convergence of the G-S method. 
Simulation results are discussed in Section X. Preliminary, 
restricted versions of some of the results given in this paper 
have been presented in [ 11] . 
II. THE TIMING MODEL 
The timing model for MOS transistor networks is based 
upon the switch model proposed by Bryant [8),. [9). In 
this model, a network is represented by a set of transistors '.T = 
{t1, t2 , • • • , tm}, and a set of nodes G = {n1, nz, · · ·, nn}· 
With each node are associated a capacitance and one of three 
different states corresponding to the node voltage: 1 (high 
voltage), O (low voltage), or X (in transition). The other end 
of the node capacitor is always connected to the ground, and 
no floating capacitors are allowed in the network. With each 
transistor is associated an ON -resistance (or two different values 
of oN -resistances: one is used in case of pull up and the other 
is used in case of pull down [ 4] , [ 12 ]). A transistor may be 
either ON or OFF depending on the state of the node control-
ling its gate. A transistor is treated as a resistance equal to its 
ON -resistance if it is on or to 00 if it is off. Instead of the order 
of magnitude (or logic) conductances and capacitances used in 
Bryant's switch model, precise values of the resistances and 
capacitances are kept for determining logic levels as well as for 
estimating delays. Although the capacitance of a node and the 
resistance of a transistor are voltage dependent, they are treated 
as constants here. This approximation is considered adequate 
for our purpose, since only the delay values are of interest, not 
the detailed waveforms. The evolution of an MOS circuit is 
approximated by a sequence of RC networks. Various node 
capacitors are charged to VDD and discharged to GND through 
the network. This charging-discharging process may change 
the state of a node which in turn changes the topology of the 
RC network. Under the unit delay model which is employed 
by Bryant and others, all such nodes change state at the same 
time. In our model, different nodes are charged or discharged 
at different rates which depend on the topology and the initial 
charge distribution of the RC network. When the gate node of 
at least one transistor changes state, a new network results. A 
partially charged or discharged node which connects to the 
gate of a transistor does not change the state of that transistor. 
However, the charge stored in the nodes will be taken into 
account when the nodes are again charged or discharged through 
the new network. The whole process continues until the topol-
ogy of the network no longer changes. 
With the approximation introduced above, the problem of 
estimating the delay of an MOS circuit reduces to that of an RC 
network. In this context, the term "RC network" refers only 
to those networks that are approximations of an MOS circuit, 
i.e., resistor networks where there is a capacitor between every 
node and GND. Note that the approximating RC networks of 
different transistor groups 1 of an MOS circuit are disconnected, 
1 Two nodes are in the same transistor group if and only if they are 
laterally connected through transistors. As the size of MOS circuits 
increases, that of a transistor group remains almost constant. 
and their delays can be evaluated independently. In our model, 
an RC network is always driven by one and only one source 
(VDD or GND) which is referred to as the source of the RC 
network. The other two possibilities presented below are not 
considered. 
I) Neither VDD nor GND is driving the RC network: this 
undriven situation may cause static charge sharing among nodes 
[8]. 
2) Both VDD and GND are driving the RC network: In most 
practical situations, one source is dominant over the other 
with respect to a node, otherwise a conflict condition occurs 
and the logic state of the node is unpredictable. Although 
the presence of the other source may affect the delay of the 
response to the dominant one, the effect is usually small, as 
various experiments indicate. In our model, this RC network 
is approximated by two independent RC networks, one driven 
by VDD and the other by GND [13). 
A more constructive definition of RC networks is given in 
Section III. 
To measure the delay of a node in an RC network, it suffices 
to consider the normalized case where the node voltage starts 
from some initial value between 0 and 1, and is driven towards 
the final value 1. The results obtained in this normalized case 
are easily adapted to both charging and discharging processes, 
and to any values of supply voltages. Normalized variables are 
used throughout the context, that is, Vis dimensionless and, 
therefore, Q is of the same dimension as C. 
The delay values estimated under an RC-based model like 
ours are relative rather than absolute. In some sense, the values 
obtained are normalized with respect to the threshold voltage 
of a certain transistor type. The effect of different threshold 
voltages of different transistor types are reflected by adjusting 
the values of their ON -resistances. As introduced in [ 1] , the 
delay time T of an inverter (the simplest transistor group) is 
linearly related to the RC time constant, where R is the ON -
resistance of the driving transistor, and C is the load capaci-
tance of the output node. The nonlinear part of the circuit 
behavior can be absorbed in the coefficient, which can be 
determined from more detailed circuit analysis or simulation 
[ 14] . The delay time is also additive in that the delay of a 
chain of such inverters can be obtained by summing up the 
delays of the individual ones. The motivation behind our work 
is to extend this linear and additive property to more general 
transistor networks. The resistances of wires, contacts, etc., 
can be treated in the same manner as transistor ON -resistances. 
The lumped approximation of these distributed elements are 
investigated by Chiang [ 15). Simulation results based upon 
this model and their comparison with SPICE outputs are given 
in Section X. 
III. DEFINITION OF DELAY 
Prior to the actual analysis, it is necessary to have a consistent 
and unambiguous definition of delay. There are a number of 
such definitions in practical use, for instance, the time required 
for a response to reach the threshold voltage of a MOS transis-
tor. Although this kind of definition is useful for certain 
simulators whose delay calculations are based upon empirical 
data, it is extremely awkward for theoretical investigation. 
On the other hand, Elmore's delay [10) is very efficient in 
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area =I 
Fig. 1. Curves illustrating the Elmore's delay. 
this respect, and it is defined as 
TB = I"" ty'(t) dt. 
0 
(I) 
where y'(t) is the derivative of the transient response y(t) of 
some node of a network. The superscript 0 indicates zero ini-
tial charge, which condition is always assumed by Elmore (also 
by P-R). This definition of delay is based upon the observation 
that, if y(t) is monotonic in time, TB is the centroid of y'(t), 
and is very close to what is commonly conceived as "delay" 
(Fig. I). The great usefulness of Elmore's delay lies in its close 
connection to the Laplace transform !i! of the response. In an 
RC network, g(s) = !i!(y(t)) can always be expressed in the 
form 
I + a1 s + a2s 2 + · · · + amsm 
g(s) = -----------
s(l + b1s + b2s2 + · · · + bnsn) 
Note that 
sg(s)ls-+o = y(t),1 _,.oo = I 
because there is no floating capacitor in the network. If there 
is no initial charge stored in the network, then TB = bi - a1 
[IO]. 
Although g(s) is in general a very complicated expression, 
TB = bi - a1 is very easy to obtain analytically. Penfield and 
Rubinstein have shown that a general expression of TB exists 
for any node in an RC tree network, and the expression can be 
determined in a hierarchical manner [2] . In this paper, the 
result is extended to more general RC networks with parallel 
connections and nonzero initial charge. To do this, a modifi-
cation of Elmore's delay is necessary because the original for-
mulation (I) only makes sense when y(t) is monotonic. In an 
RC tree network without any initial charge, the step response 
of any node is guaranteed to be monotonic [3 J ; however, 
monotonicity is not true in general. To deal with general RC 
networks, the term delay is redefined as 
TD= f"" I - y(t) dt. 
a 
(I') 
This expression is just the area above the response y(t), but 
below I, as indicated in Fig. I. In the case of zero initial charge, 
TD is equal to TB. In [3J, this result was proved for the case 
of RC trees. For general networks, the result is proved as 
follows: 
I l"" - - g(s) = [I - y(t)] exp-st dt 
s 0 
=TD - s · f"" (1 - y(t)) t dt + · · · 
0 
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so that 
• 
From the above discussion, TD is consistent with and more 
general than TB. To justify the usage of TD, consider the case 
of RC tree networks with no initial charge. Referring to Fig. 
I, TD= TB deviates from the standard visualization of delay 
only when the response curve is highly asymmetric. Fortunately 
this deviation does not occur in an RC network in the follow-
ing sense. Suppose that the response curve of a node is approxi-
mated by a single exponential function with time constant TD, 
then the delay time td for the response to reach a threshold 
voltage vis TD In (1/(1 - v)). The value td of any node in the 
network always lies within the upper and lower bounds given 
by Penfield and Rubinstein [2) for any voltage level v, as the 
following theorem indicates. These bounds are far tighter than 
other approximations in the simulation procedun:. The proof 
of this theorem can be found in the Appendix. 
Theorem 1. Consider a node in an RC tree network with no 
initial charge. Let t 1 , t 2 , t 3 , t 4 be the four bounds of time 
defined in [2], i.e., 
t1(v)= TD - Tp(I- v) 
TD 
t2(v) =TR In ---
Tp(I - v) 
where T0 =TB is the Elmore's delay, TR and Tp are defined 
in [2J, which satisfy TR .;:;;; TD .;:;;; Tp for any node in an RC 
tree network. Let 
td(v) =TD ln (-
1
-). I - v 
Then td ~ t 1 , td ;;;;. t2 , td .;:;;; t3 for all values of v, and td.;:;;; t 4 
for v ~I - (T0 /Tp). • 
TD in case of nonzero stored charge is still consistent with 
the Elmore's delay Tl), as discussed in Section IX. The usage 
of T 0 is also very effective in detecting glitches produced by 
the dynamic charge sharing effect. 
To understand more about the definition of delay (I), con-
sider the voltage of any node e in an RC network (let Ve de-
note this voltage). Note that Ve can be found by replacing 
each capacitor in the network by its equivalent current source, 
. dVrz 
z =-C --
n n dt 
and then using linear superposition. The voltage drop of node 
e due to current ik is -Rk,eCk(dVk)dt), where Rk,e is the 
mutual resistance between node e and node k. Summing over 
all capacitors in the network gives 
d~ 
v.: =- L: Rk ck-· 
e k ,e dt (2) 
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One assumption made implicitly in the definition of (I) is 
that 
dJ'k 
-- for all nodes k in the network are roughly equal to 
dt 
dVe 
dt 
(3) 
Substituting dJ'k/dt by dVe/dt in (2), Ve can be solved ex-
actly, and the solution is I - exp (-t/Tn>, an exponential func-
tion with time constant equal to 
(I") 
This definition is equivalent to (I)_ Given a threshold volt-
age v, the delay of Ve is equal to Tn In (1/(1 - v)), which is 
linearly proportional to the Elmore's delay. In most MOS 
circuits, the assumption (3) is satisfied. In case it is not, the 
delay estimated is always conservative. For more accurate 
results, delay models with two or more time constants are 
required at the cost of much more complicated computations 
[5]. In this paper, only single time constant is considered, 
and the definition of delay (I') is used. 
IV. COMPOSITION OF DELAY PARAMETERS OF 
Two-PoRT RC NETWORKS 
A well-known result from circuit theory [16] states that the 
(voltage-current) transfer behavior of a two-port linear net-
work can be described by the following equation: 
(4) 
where the subscripts 0 and i indicate the output and input 
ports, respectively. This equation can be expressed either in 
the time domain or in the Laplace domain; however, it is more 
convenient to use the Laplace domain, as indicated in the last 
section. The matrices 
and 
are referred to as the T-matrix (transmission matrix) and the 
U-matrix, respectively. The T-matrix is only a function of the 
network, while the U-matrix depends on both the network and 
the initial conditions. In general, Ti(s)i=i, 2 , 3 , 4 and Ui(s)i=i, 2 
are very complicated polynomials ins, however, the delay Tn 
only depends on the constant and s terms of these polyno-
mials, so higher terms can always be omitted. As shown in 
Theorem 2, the T-matrix and U-matrix of any two-port RC 
network are characterized, up to the s term, by the following 
five parameters of the network: the series resistance R, the 
total capacitance C, the internal delay D due to input, the 
(a) (b) 
(c) 
N, 
(d) (e) 
Fig. 2. The five cases of a two-port RC network. 
total stored charge Q, and the internal delay D* due to stored 
charge. These five parameters can be determined hierarchically 
as the corresponding two-port RC networks are composed in 
various ways. Among these five parameters, R, C, and Dare 
only functions of the network, and Q and D* also depend on 
initial charge. As far as delay is concerned, the number of 
parameters reduces to only three, as indicated by Theorem 2' 
and Theorem 5'. Prior to any further discussion, a more con-
structive definition of RC networks than the one described in 
Section II is given. First, a two-port RC network with its 
input and output ports is recursively defined. 
A two-port RC network is one of the following: 
I) A resistor in series with a capacitor: The common 
node of the two is the output, and the other end of the 
resistor is the input of the network. The other end of 
the capacitor is grounded (Fig. 2(a)). 
2) A series connection of two two-port RC networks 
N 1 and N 2 : The input of N 2 and the output of N 1 merge 
internally; the input of N 1 becomes the input, and the 
output of N 2 becomes the output of the resulting network 
(Fig. 2(b)). 
3) A parallel connection of n two-port RC networks 
N 1 , ••• , n: The inputs and outputs of these networks merge 
and become the input and output of the resulting network 
(Fig. 2( c )). 
4) A two-port RC network Ns with a side branch NL of 
which the output is open, and the input is connected to 
the output of Ns (Fig. 2(d)). 
5) A two-port RC network with input and output ports 
interchanged. Although this construction is not necessary 
in characterizing an RC network, it is very useful in prac-
tice for those networks where the directions of signal flows 
are dynamically changing (Fig. 2( e )). (5) 
Finally, an "RC network" is defined as a two-port RC net-
work with the output port open and input port connected to 
the source. 
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Remarks: 
• In terms of two-port RC networks, the two cases not 
considered in our model (Section II) are described as 
follows: 
1) no driving source: a two-port RC network with output 
port open and input port connected to a capacitor. 
2) multiple sources: two two-port RC networks with 
their output ports connected together and input 
ports connected to VDD and GND, respectively. 
• This definition of RC networks does not cover all pos-
sible network topologies because bridge connections 
may exist, which make the configuration neither series 
nor parallel. Simple bridge connections may be dealt 
with easily, and one such example can be found in [13]. 
As an extension of the A - Y transformation of resistor 
networks [ 16] , we conjecture the existence of a trans-
formation from a number of Y-connected networks to 
the same number of A-connected networks, and vice 
versa. This transformation is in terms of the (R, C, D, 
Q, D*)-parameters of these networks such that, as far 
as delay is concerned, the two sets of networks are equiv-
alent. If this conjecture is true, then these definitions 
do cover all possible network topologies. Moreover, a 
technique exists that is capable of dealing with general 
RC networks, and requires only the information of the 
first four cases of (5). This technique is described in 
Section VI. 
Consider an arbitrary node as the output. A two-port RC 
network between the source and the node can be constructed 
step by step using the process of (5). In Theorem 2, the rela-
tionship between the five parameters R, C, D, Q, and D* and 
the transfer equation ( 4) of a two-port RC network is estab-
lished for each of the five cases of (5). Then in Theorem 5, a 
formula for determining the delay of a node is derived from 
the two-port RC network between the source and the node. 
Although one such network is enough for this purpose, a more 
general result which also includes an explicit loading network 
is presented. This general result is very useful in the case of a 
tree network where the driving and loading networks are well 
defined: they are the subtrees above and under the node, respec-
tively. In such networks, the delay of every node can be 
obtained simultaneously and incrementally, as indicated in 
Theorem 9. Proofs of these three theorems are presented in 
the Appendix. 
Theorem 2. Up to the first order, the transfer equation (4) 
of a two-port RC network is of the following form: 
(
Vo(s))""'(l + s(RC- D) 
I 0 (s) -sC 
-R + sb)(V;(s))+ (-D* +sh)· 
1 +sD I;(s) Q+sf 
(6) 
Symbol ""=' in (6) indicates that the two formula are equal up 
to the s term. The parameters2 R, C, D, Q, and D* for each of 
the five cases of ( 5) are determined as follows: 
2The parameters b, h, and fare of no concern in this context because 
they do not appear in the formula for To for either simple or compos-
ite networks. 
1) Primitive Case: 
R=r 
C=c 
D=rc 
Q=svo 
D*=O 
335 
(7) 
where r, c, and v0 are the values of the resistance, the capaci-
tance and the initial voltage of the capacitor, respectively. 
In the following four cases, a subscript is associated with 
each parameter, indicating to which network this parameter 
belongs. In particular, subscript T indicates the resulting net-
work of each composition (or operation). 
2) Series Connection of N 1 and N2 : 
Rr=R 1 +R2 
Cr= Ci+ C2 
Dr = Di + D2 + R i C2 
QT= Qi+ Q2 
Dt =Di +Di + R1 Qi . 
3) Parallel Connection of Ni, ... ,n: 
1 
Rr=----
n 1 L::-
1 R; 
n 
Cr= LC; 
i 
(
n D·) Dr=Rr L:-.' 
i R, 
D}=Rr(f. ~[)· 
i R, 
4) Ns with Side Branch NL: 
Rr=Rs 
Cr=Cs +CL 
Dr=Ds +RsCL 
Qr= Qs + QL 
D}=Dl 
5) Input and Output Ports Interchanged: 
Rr=R 
Cr=C 
Dr=RC-D 
Qr=Q 
D}=RQ- D*. 
(8) 
(9) 
{10) 
{11) 
• 
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Corollary 3. If there is no initial charge in the two-port RC 
network, then the parameters Q and D* are both 0. • 
Corollary 4. If the nodes of the two-port RC network are 
all charged to 1 initially, then the parameters Q and D* are 
equal to C and RC - D, respectively. • 
Theorem 5. If a node connects to the source through a net-
work Ns with parameters Rs, Cs, Ds, Qs, and D$, and is 
loaded by another network NL with parameters RL, CL, DL, 
QL, and D!, then the delay TD of this node is (Ds + Ds -
RsQs)+Rs(CL - QL). • 
Corollary 6. If there is no initial charge in both N s and NL 
of Theorem 5, then Tv =Ds +Rs CL. • 
Among the five parameters of Theorem 2, D* and Q can be 
expressed in terms of R, C, and D for special initial charge 
distributions (Corollaries 3 and Corollary 4). In fact, this reduc-
tion of parameters is possible in general, and only three param-
eters are necessary to represent any two-port RC network to 
calculate delays. Suggested by the result of Theorem 5, these 
three reduced parameters are 
R=R 
C=C-Q 
D=D+D* - RQ. (12) 
In case of zero initial charge, R, C, and D reduced to R, C, 
and D, respectively. In terms of these three reduced param-
eters, Theorems 2 and 5 are restated. 
Theorem 2'. The three parameters R, C, and D of a two-
port RC network can be determined as follows: 
1) Primitive Case: 
R.=r 
C=c(l - v0 ) 
D = rc(I - v0 ). (7') 
The composition rules of these three parameters are the 
same as those of R, C and Din Theorem 2, i.e., 
2) Series Connection of Ni and N 2: 
Rr=Ri+R2 
Cr= Ci+ C2 
Dr = Di + D2 + R i C2 . 
3) Parallel Connection of Ni, ... , n: 
Rr=----
_ _ (n D;) 
Dr =Rr .L --=- . 
i R; 
(8') 
(9') 
4) Ns with Side Branch NL: 
Rr=Rs 
Cr= Cs+ CL 
Dr = Ds +Rs CL. 
5) Input and Output Ports Interchanged: 
Rr=R 
Cr=C 
Dr=RC -D. 
(10') 
(11') 
• 
Theorem 5'. If a node connects to the source through a 
network Ns with parameters Rs, Cs, Ds, and is loaded by 
another network NL with parameters RL, CL, DL, then the 
delay TD of this node is Ds +Rs CL. • 
Corollary 7. If there is no explicit loading network NL, 
then Tv = Ds. • 
Corollary 8. Consider a two-port RC network with series 
resistance R, total capacitance C, and total charge Q. Let T1 
denote the dPl~" of the output port when the input port is 
driven and 01 .. pui port is open, and T2 that of the input port 
when the output port is driven and input port is open. Then 
T1 + T2 =RC=R(C- Q). • 
Remarks: 
• It is quite obvious that R and C alone are not enough to 
characterize the delay behavior of a two-port RC net-
work: the capacitance in the network may be distributed 
differently, which results in different delays. The amazing 
thing is that, by adding only one more parameter D, the 
delay of the network can be completely characterized, no 
matter how large the network is, or how the network is 
going to be composed. 
• Many circuit analysis programs use R · C for estimating 
delays. Corollary 8 indicates that this estimation is con-
servative, on the average, by a factor of two. 
• The separation of driving network and loading network 
for a given node is by no means unique. For instance, NL 
in Theorem 5' can be considered as a side branch of Ns so 
that there is no explicit loading network at all. That the 
value of the delay is the same for both cases is shown as 
follows: Let subscript r denote the network Ns with 
NL merged inside. By case 4 of Theorem 2', Dr= Ds + 
Rs CL, and Rr =Rs. Then by Corollary 7, Tv =Dr= 
Ds + Rs CL which is the same as the result given in Theo-
rem 5'. 
• In most cases, there are more than one branches (transis-
tors) incident on a node, and these branches belong to 
different two-port networks. The capacitance of the node 
can be arbitrarily distributed among these branches with-
out affecting the result. 
• The T-matrix of a uniformly distributed RC line (Fig. 
3(a)) is 
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(a) (b) 
Fig. 3. Approximation of an RC line by lumped elements. 
(
cosh r -sinh r) 
- sinh r cos: r 
where r = v'sRC and Z = ..J R/sC [ 17] . R and Care the 
total resistance and capacitance of the line, respectively. 
Up to the s term, the T-matrix is the same as 
(l+s~C -R-'sR:C) sRC 
-sC 1 +--
2 
That is to say, as far as delay is concerned, the RC line can 
be approximated by two capacitors and one resistor con-
nected, as shown in Fig. 3(b) [I 5] . 
V. DELAY CALCULATIONS IN RC TREE NETWORKS 
From Theorem 5', the delay of a node depends on both the 
driving and loading networks of the node. Parallel (and bridge) 
connections couple all nodes together so that every node is 
driving and loading every other node at the same time. As a 
result, the calculation of delays in general needs to be carried 
out independently for each individual node. However, no node 
in a tree network both drives and loads another node, and the 
delays of all the nodes can be calculated simultaneously and 
incrementally. 
Theorem 9. Suppose node Ni and node N 2 are cascaded in 
an RC tree network. Ni is nearer to the source and is con-
nected to N 2 through a resistor of value r. The total capaci-
tance and total charge of the loading network of N 2 are CL 
and QL, respectively. If the delay of node Ni is Ti, then the 
delayofnodeN2 is Ti +rCL =Ti +r(CL- QL). • 
Corollary 10. The delay of a node i in a tree network is 
L Ri,k(Ck - Qk) 
k 
where Ri,k is the mutual resistance between node i and k, i.e., 
the resistance of the (unique) path between the source and 
node i, that is in common with the (unique) path between the 
source and the node k. Ck and Qk are the capacitance and ini-
tial charge of node k, respectively. The summation carries 
over all nodes kin the network [2] . • 
The following algorithm (TREE) calculates the delays of all 
the nodes in a tree network: 
1) The loading information is accumulated and propagated 
from the loading ends towards the driving end of the network. 
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To be more precise, a value Cf is associated with each node i, 
and 
{
Ci- Q;, 
ct-= 
, C; - Q; + f cf, 
if node i is a leaf 
otherwise 
where index j ranges over all the succeeding nodes of node i. 
C; and Q; are the node capacitance and stored charge of node 
i, respectively. 
2) The delay of each node is calculated incrementally from 
the driving end towards the loading ends, i.e., T; = Tp(i) + riCf, 
where p(i) is the parent node of node i, and r; is the resistance 
between node i and node p(i). 
The correctness of this algorithm is guaranteed by Theorem 
9. The time complexity is (.9 (n), where n is the number of 
nodes in the tree network. 
With Theorem 2' and Theorem 5 ', the two-port RC network 
between the source and a node can be constructed, and the delay 
of the node can be calculated. This process is direct, construc-
tive, and requires information regarding the global topology of 
the network. Presented in Section VI is another approach of 
delay calculation that is iterative and distributive in nature. 
Each node or transistor is itself a process, which only commu-
nicates with its neighboring nodes and transistors. The delays 
of all the nodes are determined in a collective manner. This 
approach is capable of dealing with general RC networks with-
out sacrificing the desirable property of tree networks described 
above. 
VI. DELAY CALCULATION IN GENERAL RC NETWORKS 
In Section V, a linear algorithm (TREE) was presented to 
calculate the delays of all nodes in an RC tree network. This 
algorithm cannot be applied to a non-tree network because the 
driving and loading networks of a node in such a network are 
not explicit. Parallel (and bridge) connections couple all nodes 
together, so that every node is driving and loading other nodes 
at the same time. As a result, the delay values must be deter-
mined collectively through some relaxation process. 
The problem of evaluating delays in an RC network can be 
reformulated as a set of relations among neighboring nodes and 
branches. Associate a global index with each node. Suppose 
there are a; branches incident on a node N;. Let r(i,j) denote 
the resistance of the jth branch, and /(i, j) denote the global 
index of the neighboring node of N; through this branch. The 
idea here is to partition C; = C; - Q; into these a; branches, 
each of value C(i,j), such that ~j=i,···,a; C(i,j) = C;, an~the 
delays evaluated from different branches are the same. C(i,i) 
is the equivalent load on node N; from the jth branch. By 
Theorem 9, T; = Tf(i,i) + r(i,j)C(i,j)· To summarize, we have 
the following set of relations: 
{
T-= Trc· ") +r(· ·)C(· ·) l l,J l,J l,] ' 
a; - -
' C(· ·)=C· L... l,J ,, 
i= i 
j = 1, · · · , a;, i = 1, · · · , N 
i= 1,- · -,N (13) 
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(a) (b) 
Fig. 4. Illustrations of T;'s and C(i,i)'s. 
where N is the number of nodes in the network. The formal 
derivation of (13) is as follows. By the definition of delay 
(1'), Ti= f 0""(1- vi) dt, and Tf(i,j) = f 000 (l - Vf(i,i)) dt. 
- def Ti - Tf(i,j) i"" vf(i,j) - vi 
cu,n = = dt. 
ru,n 0 r(i,j) 
Also, by Ohm's law and Kirchhoffs current law, 
dv· Vf(" ") - V· Ci __ 1 = L I,/ l 
dt j ru,n 
Combining (14) ahd (15), 
- l"" Vf(i,j) - Vi dt ~cu,;)=~ 
J J O r(i,j) 
100 dv· = Ci --1 dt 0 dt 
=Ci- Qi 
=Ci. 
(14) 
(15) 
Formula (13) represents a system of linear equations: r(i,j) 's 
and C;'s are known, and T;'s and Cu.n's are to be determined. 
This system of equations is general enough to deal with all RC 
networks, including those with bridge connections. To simplify 
the discussion, zero initial charge is assumed throughout this 
section. The results obtained are directly applicable to general 
cases by replacing C's with (C- Q)'s. 
Example 11. Consider the two simple circuits in Fig. 4. Cir-
cuit 4( a) consists of n transistors connecting the source to a node 
A. All transistors are ON, and are with resistances r 1 , •• ., n, 
respectively. From Theorem 2 and Corollary 7, TA = RrCA, 
where 
Rr=----
n 1 2::-
j= I rj 
and CA is the capacitance of node A. Another way to calcu-
late the delay is that, instead of combining resistances, capaci-
tance CA is distributed into the n incident branches: c(A ,j) = 
(Rr/r;) CA, for j = 1, · · · , n. This combination of C(A ,j) 'sis 
the only possible partition of CA such that LP= 1 C(A ,i) =CA, 
and the delays evaluated from all n branches are equal. This 
common value of delay equals RrCA. Both methods give the 
same result. 
Consider an arbitrary node A inside a tree network like cir-
cuit 4(b ). Suppose there are n branches incident on node A. 
As the network is a tree, there are also n neighboring nodes of 
A. Among these n neighboring nodes, one node is nearer to the 
source than node A (call this node A 1 ), and all other nodes are 
farther away from the source (call these nodes A 2 , •• ., n, respec-
tively). By Theorem 9, TA;= TA + r;Cf, for j = 2, · · · , n, 
where r; is the resistance between nodes A and A;, and cf is 
the total load capacitance of node A;. From (14), 
TA - T(A,;) = _ cL. C(A,j) = J 
r; 
for j = 2, ... 'n. Again by Theorem 9, TA = TA I + r1 c,i' 
so CA I = c,i. It is easy to check that 
n n 2= c<A ,;) = c,i - L cf = c A . 
j= I j= 2 
Note that c(A,j) is negative for j = 2, ... 'n, indicating that 
node A is driving, not loading node A;. • 
VII. TREE DECOMPOSITION AND LOAD REDISTRIBUTION 
We do not intend to solve (13) directly because of the enor-
mous number of variables involved: 
N 2:: Cai+1). 
i= I 
Note that the ai branches incident on node Ni need not be de-
coupled completely as we did in the formulation of(l3). These 
branches can be divided into any number (bi, 1 ~ bi ~ aD of 
groups. Rather than fully decouple the network into nodes 
and transistors, it is decomposed into a smaller number of sub-
networks. Delays are calculated directly and independently 
inside each subnetwork using the techniques discussed in Sec-
tion IV. The consistency of the delay of a common node shared 
by more than one subnetworks is checked and corrected by a 
procedure similar to the formulation of (13). As delays can be 
calculated very efficiently for a tree network, we require that 
all decomposed subnetworks be trees. The root of every tree 
must be the source of the network. Foi convenience, the 
following terminology is introduced. As node capacitance Ci 
is partitioned into bi parts, each of these partitioned capaci-
tances are considered as separated nodes. Such nodes are 
referred to as "secondary nodes," while the original nodes of 
the network are referred to as "primary nodes." If there is no 
ambiguity in the context, the term "node" refers to either a 
primary node or a secondary node. Those primary nodes with 
bi > 1 are also called "split primary nodes." Suppose that 
there are P split primary nodes (N1 , .•• ,P) and N - P nonsplit 
ones (NP+ 1 , ... ,N) in the network. With every secondary node 
is associated an index pair (i, j), indicating the jth secondary 
node generated from the ith primary node of the network. 
The term "equivalent secondary nodes" refers to the set of 
secondary nodes that correspond to the same primary node. 
By considering equivalent secondary nodes as disjoint, the 
decomposition of a network is achieved. The original network 
is also called the "primary network," and the decomposed net-
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work is called the "secondary network." The transformation or 
from a primary network to a secondary network is a two step 
process. The first step is purely topological, while the second bu-1 
C(u,bu)=Cu- L C(u,v) step concerns about the distribution of node capacitances, as 
well. The first step is referred to as "topological decomposi-
tion," and the second step is referred to as "load distribution." 
For a given RC network, a topological decomposition can 
always be found that separates the network into a collection 
of tree subnetworks. This collection of trees can be consid-
ered either as disjoint trees or as branches of one single tree 
that is rooted at the source of the network. Based upon the 
concept of dominant path [9), one such decomposition scheme 
is presented in [13] . The discussion in this section applies to 
any tree decomposition of RC networks. 
As the secondary network is a collection of independent tree 
subnetworks, the delay of each secondary node can be calcu-
lated directly. The question arises as to how the delays of these 
secondary nodes are related to those of the primary nodes. It 
is quite possible that equivalent secondary nodes have differ-
ent delay values. Note that the delays of secondary nodes 
depend on the values of C(i,i) 's. If the capacitances C/s are 
distributed incorrectly among these secondary nodes, the delay 
values will be different. However, if the C/s are somehow dis-
tributed so that equivalent secondary nodes give the same delay, 
then it makes no difference whether these nodes are connected 
or not. If connected together, the secondary network reduces 
to the primary network, and the delays of the primary nodes 
are equal to the common delays of the corresponding set of 
equivalent secondary nodes. In what follows, we show that for 
any given tree (topological) decomposition of an RC network, 
such a load distribution always exists and is unique. Via this 
distribution, we also present an algorithm to find the delays of 
all nodes of an arbitrary network. 
From Corollary 10, the delay T(i,i) of node N(i,j) is equal to 
N bu 
" " R(u,v)C L.. L.. (i,j) (u,v) 
u=l v=I 
where R((~'.v)) is the resistance of the (unique) path between the 1,J 
source and node N(i,i)• that is in common with the (unique) 
path between the source and node N(u, v )- If node N(u, v) and 
node N(i,i) are not in the same tree subnetwork, then R~~j)) = 
0. Equating T(i,i) 's for equivalent secondary nodes, 
or 
Nbu Nbu 
" " R(u,v)C - " " R(u,v)C - ... L.. L.. (i,1) (u,v)- L- L.. (i,2) (u,v)-
u=l v=l u=l v=l 
N bu 
= " " R(u,v) C L- L.. (i,bi) (u,v) 
u= 1 v= I 
N bu (R(u,v) R(u,v)) C - 0 L L (i,j) - (i,bi) (u,v) - ' 
U=I v=I 
for j = 1, · · · , bi - 1, and i = 1, · · · , P. 
Since 
bu 
L C(u,v) =Cu 
v=I 
v=I 
the above set of equations can be reduced to 
(R(u,v) _ R(u,v) _ R(u,bu) + R(u,bu)) C (i,j) (i,bi) (i,j) (i,bi) (u,v) 
u=I v=I 
N 
= " (R(u, bu) _ R(u, bu)) C 
L.. (i, bi) (i,j) u. (16) 
u=I 
Formula (16) represents a system of linear equations with 
~~=I (bi - 1) variables: C(i,i)> · , C(i,b1 -1)> C(2,1)> · , 
C(2,b2-1)> ... 'C(p,I)>. 'C(p,bp-1)· Equation (16) can also 
be written in a matrix form Ax= b, where A is a ~f= 1 (bi- 1) X 
~~ = 1 (bu - 1) matrix with element 
Both band x are ~f= 1 (bi - 1 )-vectors with element 
_ N (u,bu) (u,bu) 
b(i,j) - L (R(i, bi) - R(i,j) ) Cu 
u=I 
and x(i,j) = c(i,i)· Given a tree decomposition, all a(i,j),(u,v>'S 
and b(i,i) 's are fixed. This matrix equation can also be ex-
pressed in the following block form: 
("' A1,2 ... A"')() C) A1,1 A1,2 · · · A C2 B2 2,p (17) . . - . . . . 
. . . 
Ap,1 Al,2 Ap,p CP BP 
where 
( 
a(i,1),(u,1) 
A· = . 1,u 
a(i, bi-1), (u, I) 
and 
Bi=( b(~,1))· 
bu. bi-1 > 
The block Gauss-Seidel method [18) can be used to solve 
(17), i.e., 
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i-1 C~m+I) =A-:1. B· _ ~ A· .c(m+I) _ I I, I I L.., 1,J I 
j: I 
i=l,···,P,m;;;;.o (18) 
where superscript (m) indicates the mth step of relaxation. 
Starting from any initial guess of cf 0), this method always 
converges, as indicated in the following theorems. The proofs 
of these theorems are given in the Appendix. 
Theorem 12. The 1:t: 1 bi X 1:t: 1 bi matrix R with ele-
ments R(. ') ( ) = R(<~"v)) is symmetric and positive-definite l,] ' u,u l,] 
[19]. • 
Theorem 13. The matrix A in (17) is symmetric and 
positive-definite. • 
Corollary 14. Matrix A is nonsingular, so the solution of 
(17) exists and is unique. • 
Theorem 15. Let A be an n X n real symmetric matrix. 
Then the block Gauss-Seidel Method is convergent for all ini-
tial xf0 ),s if and only if A is positive-definite. [ 18] • 
Corollary 16. The scheme (18) converges for all initial 
cfo),s. • 
VII. ALGORITHM LRD 
The system of linear equations ( 17) can be solved by another 
algorithm which only uses local information during the relaxa-
tion process. Given an initial load distribution for a tree de-
composition of an RC network, the delays of the secondary 
nodes are calculated using algorithm TREE. The relaxation 
process starts by scanning through the split primary nodes 
N 1 ,. •• , P, and checking if the corresponding secondary node_s 
give the same values of delay. If they do not, node capaci-
tances are distributed improperly somewhere in the network. 
Although nothing is known as to where this improper distribu-
tion happens, we can always adjust the local distribution of 
CU,i) 's so that the delays of equivalent second~ry no_des_ are 
equal for the primary node presently under mvestlgation. 
The adjustment is done as follows. Suppose Ni is the current 
node under investigation, and T(i,i)> · · · , Tu, bi) are not all 
equal. Based upon case 3 of Theorem 2, the delay of node N; 
at this relaxation step is given by 
bi T(· ') I: __ 1,_1_ j:I RU,i) {19) Ti= 
b; 
I: Ru,;) j:I 
where RUJ) is the source resistances ofnode Nu,;» and remains 
fixed during the relaxation process. For the dominant-path 
decomposition scheme described in [13], theR(i,j) values are 
determined at the time when the network is decomposed. Let 
.6.c . . be the amount of load adjustment for the secondary (1,J) 
node NU,i). Then 
T; - Tu,n 
Ac(·.)== 
i,1 Ru.n {20) 
The constraint 1:J~ 1 C(i,j) == Ci is satisfied automatically 
since 
bj bi 
! I,/ = I: -- T-T- - T'.( . ') ( b; 1 ) L .6.cu.n = L 
j:I j:I R(i,j) j: I R(i,j) I 
Tc· ') 
__ 1,_1_ =O. 
j:l Ru.n 
To maintain consistency, this adjustment of Cu.n's must be 
propagated to other nodes in the same tree so that their delays 
may be updated accordingly 
I d~f .6. I =O (.6.r(u, v) (i,j) - T(u, v) ~C(m, n) ' 
..J.. • ..J.. • R(i,i) A ) 
'rim -r-1, Vn -r- J = (u,v) c(i,j) · 
Consider the following two conditions: 
1) Before a node is combined with other nodes using 
( 19), the delay of the node is fully updated. 
2) No two equivalent secondary nodes lie in the same 
tree, i.e., R((~.~)) = 0 if j i= v, for j, v == 1, · · ·, b;, and i= 
IJ (21) 1, · · · ,P. 
Theorem 17. If both conditions of (21) are satisfied, then 
the relaxation process based upon (19) and {20) is equivalent 
to the block Gauss-Seidel method of {18), the convergence 
of which is guaranteed. • 
The proof of this theorem is also given in the Appendix. 
Condition 1 of (21) can always be satisfied if, whenever there 
is a change in Cu,n' this information is propagated to all the 
nodes in the same tree. However, this is a very time-consuming 
process. A more efficient approach is to accumulate the 
changes .as the scan process goes along. The delay of a node is 
not updated until it is scanned. Instead of scanning through 
split primary nodes, the corresponding secondary nodes are 
visited in a depth-first manner [20] for each tree subnetwork. 
This algorithm, called LRD (Load ReDistribution), is described 
in the following pseudo-code. 
procedure LRD; 
var source:secondary_node; "source of the network" 
begin 
function scan( A: secondary _node; TO: delay) 
=capacitance; 
var Lr: delay; Lc,cl :capacitance; S:secondary_node; 
begin 
"A.primary: corresponding primary node" 
"A.sons: succeeding nodes" 
"A.R: source resistance RA" 
"A . .6.c: capacitance adjustment .6.c A, {20)" 
"A.T: delay TA" 
A.T: =A.T+TO; 
combine( A.primary); "(19) & {20)" 
if A.sons= nil then scan: ==A . .6.c 
else begin 
Lr: =TO+A . .6.c* A.R; 
Lc:=O.O; 
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Fig. 5. A chain of transistors in a tree network. 
for S E A.sons do begin 
cl:=scan(S, Lr+A.R*S.c2); 
Lc:=Lc+cl; 
S.c2:=Lc; 
Lr:=Lr+cl *A.R; 
A.I: =A.T+cl * A.R; 
end; 
for SE A.sons do S.c2: =Le- S.c2; 
scan:=A.~c+Lc; 
end; 
end; "scan" 
begin "LRD" 
while not converge do 
for SE source.sons do scan(S,0.0); 
end; "LRD" 
The correctness and examples of using this algorithm can be 
found in [13]. The time complexity is 0(1 · q), where I is the 
number of relaxation steps used, and 
N 
q= L: 
i=i,bi*i 
p 
b;= L: bi 
i=i 
is the number of secondary nodes corresponding to split pri-
mary nodes. 
IX. TD IN CASE OF NONZERO INITIAL CHARGE 
It was pointed out, in Section II, that the definition of delay 
(1) is equal to Elmore's delay in the case of zero initial charge. 
In what follows, the consistency between these two definitions 
is discussed for the cases of nonzero initial charge. This discus-
sion also suggests another simulation algorithm that is very 
efficient, and gives the exact delay value for the end node of a 
chain of transistors [13]. Consider the chain of transistors in 
the tree network shown in Fig. 5. Initially, all the transistors 
in the chain are turned off, and all the transistors in the side 
branches are turned on. All internal nodes are without initial 
charge. Compare the following two cases: 
1) All transistors in the chain are turned on at the same time. 
This is a case in which Elmore's definition can be applied. 
2) The transistors in the chain are turned on one after 
another, starting from Mi, then M2 , • • • , Mn, successively. 
Mi is not turned on until the nodes Ni, ... , i- i all settle down. 
This is a case where Elmore's definition cannot be applied. 
In case 1, TD, the delay for the end node N n, equals 
i~ (ri k~i cf) 
where ri is the ON -resistance of transistor T;, and cf is the 
total load capacitance of node Nb including the loads from 
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side branches. In case 2, there are n time intervals to be con-
sidered. The ith time interval starts when transistor Mi is turned 
on, and ends when the nodes Ni, ... , i all settle down. Ti, the 
length of the ith time interval, is equal to (L~= i rk) Cf. Note 
that the stored charge in the nodes Ni, ... , i- i has been taken 
into consideration. It is easy to check that Lf= i Ti is equal to 
the TD in case 1. • 
In the case of nonzero initial conditions, TD is still consis-
tent with the Elmore's delay, as the above example indicates. 
In fact, Lf= i Ti = TD even if transistor M; is turned on before 
the nodes Ni ... i settle down. As Theorem 2' and Theorem 
5' indicate, the ~alue of delay only depends upon the amount 
of charge yet to be supplied for each node. Regardless how the 
charge is actually supplied, the overall delay should always be 
the same. Another thing to be noted is that, when the network 
topology changes, a nonzero delay may be associated with a 
node which has been settled previously. This delay corresponds 
to the settling of the glitches produced by the dynamic charge 
sharing effect. Recall that TD is equal to the area between 1 
and the response curve. The larger value of TD always implies 
a bigger glitch. In practical circuits, small glitches do not tend 
to produce transitions at the next stages. We set a threshold 
value and ignore all glitches that are smaller than this value. 
This filtering action prevents circuit events from over-propaga-
tion, and makes our algorithm more efficient. On the other 
hand, the occurrence of a sizable glitch is very useful informa-
tion for the designer, and our algorithm is capable of detecting 
these glitches without any extra cost. 
Based on algorithms TREE and LRD, an experimental simu-
lator called SDS (Signal Delay Simulator) has been developed. 
Some simulation results are presented in the next section. 
X. SIMULATION RESULTS 
Before any simulation can be done, the effective sheet resis-
tances of various transistor types must be determined first. Note 
that, in this section, the term "effective resistance" is used 
interchangeably with the term "oN -resistance." The high-field 
effect of MOS transistors is ignored in our model, and the 
effective resistance of a transistor is inversely proportional to 
its W/L ratio. The capacitance values can be obtained directly 
from the fabrication data. To calibrate the effective resistances 
of depletion and enhancement transistors in nMOS circuits, 
the inverter chain in Fig. 6(a) is considered. The W/L ratios 
of the pull-up and pull-down transistors are 8/2 and 2/2 (unit: 
A.= 2 µm), respectively. The SPICE simulation result is shown 
in Fig. 6(b ). The time taken for two consecutive inverters to 
switch, one up and one down, is 2.7 /3 = 0.9 ns. The time taken 
for an up transition is about 4 times longer than that for a 
down transition. The capacitance of the output node is esti-
mated to be 0.015 pF. As a result, the effective sheet resis-
tances of enhancement and depletion transistors are the same, 
both equal to (0.9/5)/0.015 = 12 kQ/o. The same analysis has 
been performed on multi-input NANO/NOR gates. The varia-
tions among the resistance values calibrated by different gate 
configurations are only minor, as predicted from our theory 
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Fig. 6. Calibration of effective resistances by SPICE. 
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Fig. 7. SDS and SPICE simulations of an nMOS XOR gate. 
(Theorem 2). The SDS simulation result on the inverter chain 
is indicated in Fig. 6( c ). 
The schematic diagram of MOS circuits being tested and 
their input waveforms are shown in Figs. 7(a)-I I(a). Compar-
isons of output waveforms generated by SPICE and SDS are 
shown in Fig. 7(b)-1 l(b). A comparison of the analysis time 
in CPU seconds spent by each program is given in Table I. 
Both programs run on a DEC-2060 computer. The tabulated 
figures do not include the time spent in the read-in, setup, and 
read-out phases of each program. 
Remarks: 
• Fig. 7(a) shows an nMOS XOR circuit. Note that when 
input A goes high and input B goes low, both the gate and 
source voltages of transistor M and transistor N are changing, 
an effect that is not considered in our model. As a result, the 
output delay estimated by SDS (2.0 ns) is shorter than that 
predicted by SPICE (2.2 ns); the error is about 10 percent. 
Note that the value 2.2 ns is obtained by cascading an inverter 
2 4 6 8 
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Fig. 8. SDS and SPICE simulation of an nMOS carry chain. 
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(b) 
Fig. 9. SDS and SPICE simulation of an nMOS PLA. 
chain to the output node, and using the same technique as we 
did for the inverter chain (Fig. 6(b )). 
• Fig. 8(a) shows an nMOS carry-chain circuit. From the 
5-10 ns section of the SPICE output (Fig. 8(b)), high-going 
signals degrade significantly when they pass through the carry 
chain. The present implementation of SDS does not include 
the effect of slow inputs, thus the estimated delay between 
node I and node 2 is the same as that between node 7 and 
node 8. Furthermore, the body effect is only dealt with by 
doubling the effective resistances of those transistors that 
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Fig. 10. SDS and SPICE simulation of an nMOS one-bit adder. 
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C4 -------~II 
Fig. 11. SDS and SPICE simulation of an nMOS four-bit adder. 
are gated by a degraded signal. The output delays estimated 
by SPICE and SDS are listed and compared in Table II. Note 
that the 0-+ 1 and 1 -+ 0 transitions indicated in the table refer 
to signals along the carry chain. The direction is reversed for 
the output signals. While it predicts the correct qualitative 
behavior, SDS underestimates the absolute delays of almost 
all the output nodes because the slope of the signals that drive 
TABLE I 
COMPARISONS OF ANALYSIS TIME BETWEEN SPICE AND SDS 
TABLE II 
§ I - .. 0 transitions No:-~-· 2 I 4 I 6 I s !'IC!-:._ o,83 I 1.17 I 1.87 I 2.15 
f-~)s o.84 I 1.15 I uo I 1.8s 
~~----2.3Sl,I -I.9%1 -9.1%1 -14% 
0--+ 1 transitions 
2 I 4 I 6 
1.95 I 2.12 I 3.80 
1.65 I 2.10 I 2.40 
·1531 ·2231 ·363 
4.30 
2.55 
-41% 
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the output transistors is smaller than that in the inverter chain 
(the calibration reference). The main problem is that the MOS 
pass transistor is not well approximated as a linear resistor, 
since its conductance is voltage dependent. To improve the 
accuracy, different effective resistances may be associated with 
transistors of different usages (such as pass transistors) [6) or 
different types (rising or falling) of transitions [4), [5). Note 
that a static preanalysis is required to determine the usage of 
transistors. For the present implementation of SDS, no static 
pre-analysis is performed, and the effective resistance was 
established by a single calibration, and is only a function of 
the type of the transistor (enhancement or depletion). Simple 
as it is, SDS works reasonably well for circuits without long 
carry chains. 
• Fig. 9(a) represents the critical path an nMOS PLA which 
contains 60 minterms. The metal wir.es in the PLA are approx-
imated by pure capacitances, and the polysilicon wires are 
approximated by six-step rr ladder network. The estimated 
stray capacitances and resistances of these wires are indicated 
in Fig. 9(a). Both the AND plane and the OR plane are driven 
by a strong buffer. The output delay estimated by SDS (5 .2 ns) 
is about 15 percent shorter than that predicted by SPICE 
(6.1 ns). 
• Fig. lO{a) shows an nMOS one-bit adder. To exaggerate 
the effect of feedback and multiplexing to test the capabilities 
of SDS, the W/L ratio of the pass transistors is deliberately 
changed to make their resistances unreasonably small. The 
resistance ratio among pass-transistors, pull-down transistors 
and pull-up transistors is 1:30:120. Compared with the 
SPICE simulation result of Fig. 1 O(b ), SDS detects all glitches 
and transitions at approximatedly the correct time. Note that, 
although the length of the glitch of SUM is not estimated very 
accurately, the time when it settles is. 
• From Table II, SDS runs two to three orders of magnitude 
faster than SPICE for circuits consisting of fewer than one 
hundred transistors. Note that, in SDS, delays are calculated 
independently for different transistor groups. The simulation 
time grows linearly with the number of logic events, and does 
not depend directly on the size of the circuit. The CPU-SPICE 
to CPU-SDS ratio grows drasticly as the size of the network 
increases. 
• Recently, a new circuit simulation technique called "wave-
form relaxation" (WR) has been reported in the literature 
[21] . This technique is claimed to have nice numerical prop-
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erties, and can speed up circuit analysis by at least an order of 
magnitude over SPICE. One possible application of SDS is to 
provide initial waveforms for WR-based circuit simulators. 
Note that a good initial guess of waveforms is crucial to the 
performance of this type of circuit simulator. 
XI. CONCLUSION 
The area criterion of (I') is used throughout this paper as the 
definition of delay. For any RC network driven by a single 
source, the delay value of any node can be determined pre-
cisely. The effect of parallel connections and stored charge are 
properly taken into consideration. The algorithms presented 
in this paper can be applied to either static timing analysis or 
dynamic timing simulation of digital MOS circuits. An experi-
mental simulator, called SDS, has been developed. For all the 
examples tested so far, this simulator runs two to three orders 
of magnitude faster than SPICE, and detects all transitions and 
glitches at approximatedly the correct time. 
Like SPICE and other timing and circuit simulators, SDS 
only deals with designs at the transistor level. To run SDS, the 
entire design must be flattened into transistors and nodes. 
However, due to the composition capabilities of our model, 
simulation can be done in a hierarchical manner. The general-
ization of the R, C, D parameters of two-port RC networks to 
functional blocks, and the application of our timing model to 
hierarchical timing simulations are presented in [22). 
APPENDIX 
PROOF OF THEOREMS 
Theorem 1. The following three inequalities regarding the 
natural log function are noted first: 
I 
I) In -- ;;;i:x, forO,;;;;x,;;;; I 
1- x 
2) x - In x;;;,: 1, 
3) I ;;;i:x(l- lnx), forO,;;;;x,;;;; 1. 
The proof of the theorem itself goes as follows: 
ta - t1 = Tv In (-
1
-)- Tv + Tp(l - v) 
I - v 
;;;,: Tv (1n - 1- - v) 
I - v 
Tv 
t3 - td = -- - TR - Tv In 1-v 1-v 
= TD (-1 - - In _I -) - TR 
1-v 1-v 
;;;,: Tv - TR 
;;;i:o 
;;;,: Tp - TR+ Tv In _T_v_ · · · (--T_v __ ;;;,: 1) 
Tp Tp(l - v) 
;;;,: Tp (1 - ;: (1 -In ;: ) ) 
;;;i:o. • 
Theorem 2. 
1) Primitive Case: From Fig. 2(a), v1, v2 , i 1 , and i 2 are 
related by the following equations: 
V1(t)- V2(t)=ri1(t) 
d 
i1(t)- i1(t)=c - V2(t). 
dt 
(22) 
Expressed in the matrix form in the Laplace domain, 
(22) becomes 
(V2 (s)) (I -r )(V1 (s)) ( O) / 2 (s) = -sc I +src l 1(s) + cv0 • 
This is of the form (6) with parameters given in (7). 
2) Series Connection: Assume that 
then 
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where 
Since 
~(l +s(RrCr- Dr) -Rr+sbr)(Vi(s))+(-Dj.+shr)· 
-sCr 1 + sDr 11 (s) QT+ sfr 
This is of the form (6). The corresponding parameters may be easily checked against those in (8). 
3) Parallel Connection: Assume that 
This equation may be transformed into the following G-matrix form [16]: 
1 ~ D· b·) 
- + s Ci - -' + -+ 
Ri Ri Ri 
1 bi 
-+s-
Ri R[ 
(
hi biDi) m·=----
' R- R~ l I 
and 
n n 
- - +s -' ( 1 b·) Ri R[ 
( 1 (D· b-1~ - - +s -' +-+ (
Vi (s)) + - Ri1 + smi 
( 
D"f ) 
V2(s) Di 
-+Q·+sl· R· I l 
I Ri Ri Ri 
- DiDi biDi hi 
li = + -- + - + fi· 
R R ~ R· ,. i I I 
/ 1 (s)=:L / 1,i(s) and / 2 (s)=:L 12 ,i(s), 
I 
( 
( 1 ('. Di bi)~ ( 1 bi) J ' ( Di )~ L -- + s c- - - + - L - + s - L - - + sm· 
(
/1 (s))~ Ri 1 Ri R[ Ri R[ (V1 (s)) + Ri ' . 
I2(s) L( 1 bi) ~ 1 (Di bi)) V2(s) Lt Di ) 
- + s - - ' - + s - + - - - + Q· + sl· 2 L.. 2 I I Ri Ri Ri Ri Ri Ri 
Transforming from the G-matrix formulation back to the T-matrix formulation, 
( 1 ( D· b·)) L - + s Ci - -' + -+ Ri Ri Ri 
( 1 b·) :L - +s-+ Ri Ri L: - +s-+ ( 1 b·J Ri Ri 
( 1 b·) L:-+s-+-Ri Ri ( 
1 (Di bi)) ( 1 ~ Di bi )) L - + s - + -2 L - + s Ci - - + -2 
Ri Ri Ri Ri Ri Ri 
( 
1 b·) :L - +s-+ 
Ri Ri 
( 1 (D· b·)~ :L-+s-'+-+ Ri Ri Ri 
( 
1 b·) :L - +s-+ 
Ri Ri 
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L(-t +sm) 
L(-1 +s b~\ 
R; R;J 
L - + s -' + -+ L - - 1 + sm; 
R; R; R; R; ( 
1 (D· b·)) ( D"f ) 
--~--~- ( 
D"f ) + L - R;' + Q; + sl; 
L(-1 +s b~) 
R; R; 
L!!!_ 
R; Rf I 
L Di ~Le; L~1 l + s 
L_1 L-1 
R; R; 
"" 
+ s 
1 
L-
R; (LR: r (Vi(s))+ 
R; 
--- +shr 
L_1 
R; 
L D; 
-s LC; 1 + s R; 
L_l 
R; 
This is of the form (6) with parameters given in (9). 
4) With Open Side Branch NL: Assume that 
( 
V1(s) )""(l+s(RsCs-Ds) -Rs+sbs)(Vs(s)) 
/1(s)-h(s) -sCs l+sD8 fs(s) 
+(-Ds + shs) 
Qs + sfs 
(
Vz, (s)\"" (1 + s(RL CL - DL) 
0 ) -sCL 
+(-Dt +shL)· 
QL + sfL 
After a few steps of simplification, 
-RL + sbL) (Vi(s)) 
1 + sDL h(s) 
( Vi(s))""(l + s(RrCr - Dr) -Rr + sbr)(Vs(s)) /1 (s) -sCr 1 + sDr ls(s) 
.,.,. 
+ (-Dj. + shr) 
Qr +sfr 
with the set of parameters shown in (I 0). 
5) Input and Output Ports Interchanged: 
( Yc:,(s)) ""(1 + s(RC- D) l 0 (s) -sC 
(
Jif(s)'"" (1 + s(RC - D) 
I;(s)} -sC 
- R + sb) ( Jif(s)) + (-D* +sh) 
l+sD I;(s) Q+sf 
-R + sb\- 1 (Yc:,(s) + D* - se) 
l+sD} ! 0 (s)-Q-sf 
/1 (s) 
LQ;+sfr 
(
1 + sD R - sb XYc:,(s)) 
"" sC l+s(RC-D) / 0 (s) 
+(D* - RQ + shr) 
-Q- sfr 
Finally, 
( Jif(s)) ""(1 + sD 
-I;(s) -sC 
-R + sb )( Yo(s)) 
l+s(RC-D) -/0 (s) 
+(-(RQ- D*) + shr). 
Q+sfr 
Theorem 5. From the hypothesis and from Theorem 2, 
(V(s))""(l + s(RsCs - Ds) I(s) -sCs -Rs+ sbs)(:) 1 + sDs ls 
+(-D~ + shs)· 
Qs + sfs 
After a few steps of simplification, 
1 + s(RrCT - Rs (Cr - Qs - Qd - (Ds + RL Qs +DI)) Ji (s)"" ------------------
s(I + sDr) 
• 
LIN AND MEAD: SIGNAL DELAY IN RC NETWORKS 
Finally, 
V(s) ~ (1 + sDL) Vz, (s) + (1 + sDL)(Dt - shL) 
- (RL - sbL)(QL + sfL) 
where 
(1 + sDL)(I + sA) + s(l + sDr)(D! - RL QL) 
~ ~~~~~~~~~~~~~~~=---=---
s(l + sDr) 
1 + s(DL + A+ Dt - RL QL) 
~ ~~~~~~~~~~~ 
s(l + sDr) 
As a result, 
Tv =Dr- (DL + A+D! - RLQL) 
=Ds +Rs(CL - QL)+ (Ds- RsQs). • 
Theorem 9. Let subscripts Li ands; denote the loading and 
driving networks of node N;, i = 1, 2, respectively. 
From Theorem 2', 
Ds2 = Ds1 + Rs2 C2 
Rs2 =Rs1 + r 
CL2 = CL1 - C2. 
From Theorem 5', 
T1 = Ds1 + Rs1 CL1 
T2 =Ds2 + Rs2 CL2· 
Thus 
T2 - T1 = (Ds2 - Dsd + (Rs2 CL2 - Rs1 CLi) = rCL1 
= r(CL1 - QLi). • 
The following lemmas are used in the proofs of Theorems 12 
and 13. 
Lemma A 1. Suppose A and D are two real symmetric n X n 
matrices, and xis an n x n nonsingular matrix. If A = xnxT' 
then A is positive-definite if and only if D is positive-definite 
[23). • 
Lemma A2. The principal minors of a positive-definite 
matrix are also positive-definite [23). • 
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Theorem 12'. Suppose there are N nodes in a collection of 
tree networks. Let R be an N X N matrix with elements R;,; 
equal to the resistance of the path between the source of node 
i, that is in common with the path between the source and 
node j. Then the matrix R is symmetric and positive-definite. 
Proof· It suffices to consider a tree network since the R 
matrix associated with a collection of tree networks is just the 
direct sum of the R matrices associated with individual trees. 
It is easy seen that R;,; = R;,;, so matrix R is symmetric. As 
the network is a tree, there are same number of branches as 
there are nodes (the source, or the root, is not considered as a 
node in this case). With each node i is associated a branch b(i) 
connecting the node to its parent node p(i). This node-to-
branch mapping is one-to-one and onto. Let matrix X be 
defined as follows: If the path from the source to node i passes 
through branch b(j), then X;,; = 1; otherwise x;,; = 0. Note 
that X can be obtained from IN x N by a sequence of row 
operations op(i): adding row i to all rows j such that p(j) = i. 
Starting from the source, this operation proceeds in a top down 
manner until the leaves of the tree are met. op(i), Vi preserves 
the determinant of the matrix, so det(X) = det(/) = 1, and 
X is nonsingular. Let D denote the diagonal matrix with 
diagonal element d;,; = rb(i) > 0, rb(i) being the resistance of 
branch b(i). It is obvious that D is a positive-definite matrix. 
Check that XDXT = R. Finally, by Lemma Al, R is positive-
&~~. • 
Theorem 12. Immediate from Theorem 12'. • 
Theorem 13. Let Ebe an Q X N(Q = ~f=i (b; - 1)) matrix 
with elements 
if i=u, for j=l,···,b;-1, 
{
-1 
e(i,j),u = 
0 
i = 1, · · · ,P 
otherwise. 
Consider the 
N N L b;X L b; 
i= I i= I 
matrix 
As 
det(X) = det(;T ~) = 1, 
X is nonsingular. Let A' = XRXT, why re R is the matrix of 
Theorem 12. Then by lemma Al, A' is positive-definite. 
Check that matrix A is the Qth principal minor of A'. By 
Lemma A2, A is positive-definite. • 
Theorem 17. The following two lemma are noted first: 
1) Let A; i be the i th diagonal block of the matrix A in 
(17). If R~!;f) = 0 for j *- v, j, v = 1, · · · , b;, then the deter-
minant of A;,; equals 
Col R(i.k)) c~ Rc:.k)) (23) 
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where R(i,k) is the source resistance of node N(i,k)· This 
lemma is proved by induction on the order of matrix Ai,j· 
2) Let A; ; be the ith diagonal block of the matrix A in 
(17), and D;:; be the inverse of A;,;- If R~~'.i/ = 0 for j-=I= v,j, 
v = 1, · · · , b;, then 
where 
Ll(i,j) = 
b; 
R(i,j) L 
k=I R(i,k) 
Ll(i,j) .L -- if j = v 
k=1,ki=i R(i,k) 
( 
( 
b; 1 ) On the other hand, the block Gauss-Seidel method of (18), 
plus condition 2 of (21 ), implies 
d(i,j), (i, v) = A (24) 
- L.J.(i,j) 
otherwise 
R(i,v) 
where d(i,j),(i,v) is the (j, v)-element of D;,;, and 
b; 
R(i,i) L 
k=I 
This lemma follows immediatedly from inverting (23) by using 
cofactors. 
Algorithm LRD, plus condition 1 of(21), implies that 
i-1 bu 
T(m+1) = '\' '\' R(u,v)C(m+1) 
(i,j) L. L. (i,j) (u,v) 
and 
T~m+I) = 
l 
Thus 
U=I v=I 
N bu 
+ '\' '\' R(u,v)C(m) 
L. L. (i,j) (u,v)' 
U=i v=I 
b; T(m+I) 
) {i,k} 
...__, 
R(i,k) k=I 
b; 
.L 
R(i,k) k=I 
C(m+I) = c(m) + Ll(m+I) 
(i,j) (i,j) C(i,j) 
T(m+I) _ T(m+I) 
= c(m) + i (i,j) 
(m+I) - b;-1 
cu.i> - 2: du.n.u,k> 
k=I 
( 
i-1 bu-I (m+l) 
. b(i,k) - J;-
1 
v~ a(i,k),(u,v)C(u,v) 
p 
.L 
u=i+ I 
b -I ) u (m) ~1 a(i,k),(u,v)C(u,v) 
p b -1 ) u (m) 4= L a(i,j),(u,v)C(u,v) 
u=z+I v=I 
i-1 bu-I 
" " c(m+I) 
- L. L. a(i,l),(u,v) (u,v) 
u=I v=I 
p b -I ) u (m) 
- ~ L a(i,l),(u,v)C(u,v) . 
u=z+I v=I 
(26) 
(i,j) 
b,· T(m+I) _ T(m+I) 
All the corresponding coefficients of (25) and {26) can be 
checked to be equal, so the two methods are equivalent. • 
= c~;1> + 
R(i,i) 
_ c(m) A 
- (i,j) + L.J.(i,j) 
(i,k) (i,j) 
_L-----
R(i,k) 
b; 
.L 
k=I R(i,k) 
R(u,v) _ R(u,v) 
(i,k) (i,j) 
R(i,k) 
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c(m+I) + '\' '\' (u,v) L. £..... 
u=i v=I 
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R(i,k) (u,v) 
p bu-I 
+_E_E 
u=i v=I 
R(u,v) _ R(u,v) _ R(u,bu) + R(u,bu) R(u,bu) _ R(u,bu) ) 
(i,k) (i,j) (i,k) (i,j) C(m) + N (i,k) (i,j) 
R(z",k) (u,v) L ___ R ____ Cu 
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